Skip to content

[dv,mem_bkdr_util] Migrate memory type-specific behavior out of mem_bkdr_util #5895

[dv,mem_bkdr_util] Migrate memory type-specific behavior out of mem_bkdr_util

[dv,mem_bkdr_util] Migrate memory type-specific behavior out of mem_bkdr_util #5895

Triggered via pull request February 12, 2025 14:50
Status Failure
Total duration 2h 36m 57s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310 Hyperdebug  /  Build bitstream
2m 57s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW310  /  Build bitstream
2m 41s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
2m 32s
Earl Grey for CW340 / Build bitstream
Lint (slow)
10m 41s
Lint (slow)
Build documentation
5m 11s
Build documentation
Airgapped build
10m 52s
Airgapped build
Verible lint
1m 11s
Verible lint
Run OTBN smoke Test
2m 34s
Run OTBN smoke Test
Run OTBN crypto tests
2m 49s
Run OTBN crypto tests
Verilated English Breakfast
7m 50s
Verilated English Breakfast
Verilated Earl Grey
1h 13m
Verilated Earl Grey
CW305's Bitstream
2m 25s
CW305's Bitstream
Build Docker Containers
2m 16s
Build Docker Containers
Build and test software
18m 8s
Build and test software
Build and test Darjeeling software
3m 13s
Build and test Darjeeling software
QEMU smoketest
2m 11s
QEMU smoketest
Hyper310 ROM_EXT Tests  /  FPGA test
2m 23s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
3m 7s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
5m 19s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
2m 54s
CW310 Manufacturing Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
1m 56s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
4m 15s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
1m 52s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
41s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
2m 10s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
6m 19s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
2m 10s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
31m 20s
CW340 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
23s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

11 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Verilog style lint of DV sources with Verible failed. Run 'util/dvsim/dvsim.py -t veriblelint hw/top_earlgrey/lint/top_earlgrey_dv_lint_cfgs.hjson' and fix all errors.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.39 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
59.8 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
55.9 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
32.1 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
7.14 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
46.2 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
38.5 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
40.1 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
186 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
19 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.25 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
44.4 KB
partial-build-bin-chip_earlgrey_cw310
6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.97 MB
partial-build-bin-chip_earlgrey_cw340
9.9 MB
sw_build_test-test-results
73.1 KB
verilated_englishbreakfast
7.03 MB
verilator_earlgrey-test-results
9.09 KB