Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

targets: efinix_ti375_c529_dev_kit: simpify and improve ddr part #640

Merged

Conversation

maass-hamburg
Copy link
Contributor

  • be able to use ddr memory on all cpus, including those without a seperate memory bus.
  • simplify ddr part by using axi_bus.get_ios() and axi_bus.connect_to_pads.
  • use the efinix python api for the DRAM Block.

…cpus

be able to use ddr memory on all cpus,
including those without a seperate memory bus.

Signed-off-by: Fin Maaß <[email protected]>
simplify ddr part by using ``axi_bus.get_ios()`` and
``axi_bus.connect_to_pads``.

Signed-off-by: Fin Maaß <[email protected]>
use the efinix python api for the DRAM Block.

Signed-off-by: Fin Maaß <[email protected]>
@enjoy-digital
Copy link
Member

Great, thanks @maass-hamburg!

@enjoy-digital enjoy-digital merged commit 6b08e7a into litex-hub:master Jan 27, 2025
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants